FAIRCHILD

SEMICONDUCTOR®

April 1992
Revised May 2005

74ABT16245
16-Bit Transceiver with 3-STATE Outputs

General Description

The ABT16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The $T/\overline{R}$ inputs determine the direction of data flow through the device. The $\overline{OE}$ inputs disable both the A and B ports by placing them in a high impedance state.

Features

■ Bidirectional non-inverting buffers
■ Separate control logic for each byte
■ 16-bit version of the ABT245
■ A and B output sink capability of 64 mA, source capability of 32 mA
■ Guaranteed output skew
■ Guaranteed multiple output switching specifications
■ Output switching specified for both 50 pF and 250 pF loads
■ Guaranteed simultaneous switching noise level and dynamic threshold performance
■ Guaranteed latchup protection
■ High impedance glitch free bus loading during entire power up and power down cycle
■ Non-destructive hot insertion capability

Ordering Code:

Order Number	Package Number	Package Description
74ABT16245CSSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ABT16245CMTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol

Connection Diagram

Pin Descriptions

Pin Names	Description
$\overline{OE}_n$	Output Enable Input (Active LOW)
$T/\overline{R}_n$	Transmit/Receive Input
A_0–A_{15}	Side A Inputs/Outputs
B_0–B_{15}	Side B Inputs/Outputs

Truth Tables

Inputs		Outputs
$\overline{OE}_1$	$T/\overline{R}_1$	
L	L	Bus B_0–B_7 Data to Bus A_0–A_7
L	H	Bus A_0–A_7 Data to Bus B_0–B_7
H	X	HIGH-Z State on A_0–A_7, B_0–B_7

Inputs		Outputs
$\overline{OE}_2$	$T/\overline{R}_2$	
L	L	Bus B_8–B_{15} Data to Bus A_8–A_{15}
L	H	Bus A_8–A_{15} Data to Bus B_8–B_{15}
H	X	HIGH-Z State on A_8–A_{15}, B_8–B_{15}

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

Functional Description

The ABT16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

Logic Diagrams

Absolute Maximum Ratings(Note 1)

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +150°C
V_{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Any Output	
in the Disabled or	
Power-Off State	−0.5V to 5.5V
in the HIGH State	−0.5V to V_{CC}
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)
DC Latchup Source Current	−500 mA
Over Voltage Latchup (I/O)	10V

Recommended Operating Conditions

Free Air Ambient Temperature	−40°C to +85°C
Supply Voltage	+4.5V to +5.5V
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
Data Input	50 mV/ns
Enable Input	20 mV/ns

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Typ	Max	Units	V_{CC}	Conditions
V_{IH}	Input HIGH Voltage		2.0			V		Recognized HIGH Signal
V_{IL}	Input LOW Voltage				0.8	V		Recognized LOW Signal
V_{CD}	Input Clamp Diode Voltage				−1.2	V	Min	$I_{IN} = -18$ mA ($\overline{OE}_n$, T/$\overline{R}_n$)
V_{OH}	Output HIGH Voltage		2.5			V	Min	$I_{OH} = -3$ mA (A_n, B_n)
			2.0			V	Min	$I_{OH} = -32$ mA (A_n, B_n)
V_{OL}	Output LOW Voltage				0.55	V	Min	$I_{OL} = 64$ mA (A_n, B_n)
I_{IH}	Input HIGH Current				1	µA	Max	$V_{IN} = 2.7$V ($\overline{OE}_n$, T/$\overline{R}_n$) (Note 3)
					1			$V_{IN} = V_{CC}$ ($\overline{OE}_n$, T/$\overline{R}_n$)
I_{BVI}	Input HIGH Current Breakdown Test				7	µA	Max	$V_{IN} = 7.0$V ($\overline{OE}_n$, T/$\overline{R}_n$)
I_{BVIT}	Input HIGH Current Breakdown Test (I/O)				100	µA	Max	$V_{IN} = 5.5$V (A_n, B_n)
I_{IL}	Input LOW Current				−1	µA	Max	$V_{IN} = 0.5$V ($\overline{OE}_n$, T/$\overline{R}_n$) (Note 3)
					−1			$V_{IN} = 0.0$V ($\overline{OE}_n$, T/$\overline{R}_n$)
V_{ID}	Input Leakage Test		4.75			V	0.0	$I_{ID} = 1.9$ µA ($\overline{OE}_n$, T/$\overline{R}_n$)
								All Other Pins Grounded
$I_{IH} + I_{OZH}$	Output Leakage Current				10	µA	0 – 5.5V	$V_{OUT} = 2.7$V (A_n, B_n); $\overline{OE} = 2.0$V
$I_{IL} + I_{OZL}$	Output Leakage Current				−10	µA	0 – 5.5V	$V_{OUT} = 0.5$V (A_n, B_n); $\overline{OE} = 2.0$V
I_{OS}	Output Short-Circuit Current		−100		−275	mA	Max	$V_{OUT} = 0.0$V (A_n, B_n)
I_{CEX}	Output HIGH Leakage Current				50	µA	Max	$V_{OUT} = V_{CC}$ (A_n, B_n)
I_{ZZ}	Bus Drainage Test				100	µA	0.0	$V_{OUT} = 5.50$V (A_n, B_n);
								All Others GND
I_{CCH}	Power Supply Current				100	µA	Max	All Outputs HIGH
I_{CCL}	Power Supply Current				60	mA	Max	All Outputs LOW
I_{CCZ}	Power Supply Current				100	µA	Max	$\overline{OE}_n = V_{CC}$, T/$\overline{R}_n = $ GND or V_{CC}
								All others at V_{CC} or GND
I_{CCT}	Additional I_{CC}/Input	Outputs Enabled			2.5	mA		$V_I = V_{CC} - 2.1$V
		Outputs 3-STATE			2.5	mA	Max	$\overline{OE}_n$, T/ $\overline{R}_n$ $V_I = V_{CC} - 2.1$V
		Outputs 3-STATE			50	µA		Data Input $V_I = V_{CC} - 2.1$V
								All others at V_{CC} or GND
I_{CCD}	Dynamic I_{CC}	No Load				mA/	Max	Outputs OPEN
	(Note 3)				0.1	MHz		$\overline{OE}_n = $ GND, T/$\overline{R}_n = $ GND or V_{CC}
								One Bit Toggling, 50% Duty Cycle

Note 3: Guaranteed, but not tested.

www.fairchildsemi.com

DC Extended Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Units	V$_{CC}$	Conditions C$_L$ = 50 pF; R$_L$ = 500Ω
V$_{OLP}$	Quiet Output Maximum Dynamic V$_{OL}$		0.5	0.9	V	5.0	T$_A$ = 25°C (Note 4)
V$_{OLV}$	Quiet Output Minimum Dynamic V$_{OL}$	−1.4	−1.0		V	5.0	T$_A$ = 25°C (Note 4)
V$_{OHV}$	Minimum HIGH Level Dynamic Output Voltage	2.5	3.0		V	5.0	T$_A$ = 25°C (Note 5)
V$_{IHD}$	Minimum HIGH Level Dynamic Input Voltage	2.0	1.4		V	5.0	T$_A$ = 25°C (Note 5)
V$_{ILD}$	Maximum LOW Level Dynamic Input Voltage		1.2	0.8	V	5.0	T$_A$ = 25°C (Note 6)

Note 4: Max number of outputs defined as (n). n − 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 5: Max number of outputs defined as (n). n − 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

Note 6: Max number of data inputs (n) switching. n − 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V$_{ILD}$), 0V to threshold (V$_{IHD}$). Guaranteed, but not tested.

AC Electrical Characteristics

Symbol	Parameter	T$_A$ = +25°C V$_{CC}$ = +5V C$_L$ = 50 pF			T$_A$ = −55°C to +125°C V$_{CC}$ = 4.5V – 5.5V C$_L$ = 50 pF		T$_A$ = −40°C to +85°C V$_{CC}$ = 4.5V – 5.5V C$_L$ = 50 pF		Units
		Min	Typ	Max	Min	Max	Min	Max	
t$_{PLH}$	Propagation	1.0	2.4	3.9	0.5	4.5	1.0	3.9	ns
t$_{PHL}$	Delay Data to Outputs	1.0	2.8	3.9	0.5	5.2	1.0	3.9	
t$_{PZH}$	Output Enable	1.5	3.6	6.3	0.8	6.4	1.5	6.3	ns
t$_{PZL}$	Time	1.5	3.7	6.3	0.9	6.9	1.5	6.3	
t$_{PHZ}$	Output Disable	1.3	4.6	6.9	1.3	6.9	1.3	6.9	ns
t$_{PLZ}$	Time	1.3	3.7	6.9	1.0	6.9	1.3	6.9	

Extended AC Electrical Characteristics

Symbol	Parameter	T$_A$ = −40°C to +85°C V$_{CC}$ = 4.5V–5.5V C$_L$ = 50 pF 16 Outputs Switching (Note 7)			T$_A$ = −40°C to +85°C V$_{CC}$ = 4.5V–5.5V C$_L$ = 250 pF 1 Output Switching (Note 8)		T$_A$ = −40°C to +85°C V$_{CC}$ = 4.5V–5.5V C$_L$ = 250 pF 16 Outputs Switching (Note 9)		Units
		Min	Typ	Max	Min	Max	Min	Max	
f$_{TOGGLE}$	Maximum Toggle Frequency		100						MHz
t$_{PLH}$	Propagation Delay	1.5		5.0	1.5	6.0	2.5	8.0	ns
t$_{PHL}$	Data to Outputs	1.5		5.3	1.5	6.0	2.5	8.0	
t$_{PZH}$	Output Enable	1.5		6.5	2.5	8.2	2.5	10.0	ns
t$_{PZL}$	Time	1.5		6.5	2.5	8.2	2.5	9.0	
t$_{PHZ}$	Output Disable	1.0		6.9	(Note 10)		(Note 10)		ns
t$_{PLZ}$	Time	1.0		6.9					

Note 7: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 8: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 9: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 10: 3-STATE delay are dominated by the RC network (500Ω, 250 pF) on the output and have been excluded from the datasheet.

Skew

Symbol	Parameter	$T_A = -40°C$ to $+85°C$ $V_{CC} = 4.5V–5.5V$ $C_L = 50$ pF 16 Outputs Switching (Note 11)	$T_A = -40°C$ to $+85°C$ $V_{CC} = 4.5V–5.5V$ $C_L = 250$ pF 16 Outputs Switching (Note 12)	Units
		Max	Max	
t_{OSHL} (Note 13)	Pin to Pin Skew HL Transitions	1.3	1.5	ns
t_{OSLH} (Note 13)	Pin to Pin Skew LH Transitions	1.3	1.5	ns
t_{PS} (Note 14)	Duty Cycle LH–HL Skew	1.5	2.0	ns
t_{OST} (Note 13)	Pin to Pin Skew LH/HL Transitions	1.7	2.5	ns
t_{PV} (Note 15)	Device to Device Skew LH/HL Transitions	2.0	3.0	ns

Note 11: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)

Note 12: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 13: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t_{OST}). The specification is guaranteed but not tested.

Note 14: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.

Note 15: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.

Capacitance

Symbol	Parameter	Typ	Units	Conditions $T_A = 25°C$
C_{IN}	Input Capacitance	5	pF	$V_{CC} = 0.0V$ ($\overline{OE}_n$, $T/\overline{R}_n$)
$C_{I/O}$ (Note 16)	Output Capacitance	11	pF	$V_{CC} = 5.0V$ (A_n, B_n)

Note 16: $C_{I/O}$ is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

AC Loading

FIGURE 1. Standard AC Test Load

*Includes jig and probe capacitance

$V_M = 1.5V$

FIGURE 2. Input Pulse Requirements

Amplitude	Rep. Rate	t_W	t_r	t_f
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 3. Test Input Signal Requirements

# AC Waveforms

FIGURE 4. 3-STATE Output HIGH
and LOW Enable and Disable Times

FIGURE 6. Propagation Delay Waveforms for
Inverting and Non-Inverting Functions

FIGURE 5. Propagation Delay,
Pulse Width Waveforms

FIGURE 7. Setup Time, Hold Time
and Recovery Time Waveforms

Physical Dimensions inches (millimeters) unless otherwise noted

0.620 − 0.630
[15.75 − 16.00]

− A −

48   25

LEAD #1
IDENT

0.398 − 0.417
[10.10 − 10.60]

0.291 − 0.299
[7.40 − 7.59]

− B −

| ◯ | 0.010[0.25] | C | B Ⓢ | A Ⓢ |

1   24

0.025
[0.635] TYP

0.020±0.003
[0.51 ± 0.08]
TYP

0.008 − 0.012 TYP
[0.21 − 0.30]

| ◯ | 0.0031[0.08] | Ⓜ | C | A Ⓢ | B Ⓢ |

0.005 − 0.009
[0.13 − 0.22]

GAUGE PLANE

0.010
[0.25]

0.020 − 0.040
[0.51 − 1.01]

DETAIL E TYP

0.096 − 0.108
[2.44 − 2.74]

SEATING PLANE

45° x 0.015 − 0.025
[0.39 − 0.63]

SEE DETAIL E

0.025
[0.635] TYP

0.10
[0.25] MIN TYP

− D −

− C −

0° − 8° TYP

| △ | 0.004[0.10] |

VS48A (REV C)

48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
Package Number MS48A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

12.50±0.10

0.40 TYP

8.10

4.05

PIN #1 IDENT.

6.10±0.10

|0.2|C|B|A|
ALL LEAD TIPS

|0.1|C|
ALL LEAD TIPS

1.2 MAX

0.50

0.17−0.27

|0.13|A|B|C|

0.90 +0.15 −0.10

0.10±0.05

DIMENSIONS ARE IN MILLIMETERS

NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO−153, VARIATION ED,
   DATE 4/97.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH,
   AND TIE BAR EXTRUSIONS.
D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTD48REVC

LAND PATTERN RECOMMENDATION

4.60

9.20

2.30

0.30

0.50

SEE DETAIL A

0.09−0.20

12.00° TOP & BOTTOM

R0.16

R0.31

GAGE PLANE

0.25

0°−8°

0.60±0.10

1.00

SEATING PLANE

DETAIL A

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com